Formal Verification Engineer II
Microsoft
Skills
- Formal Verification
- SystemVerilog
- SVA
- JasperGold
- VC Formal
- SoC Design
- Digital Design
- Computer Architecture
- RTL Design
- Verification Closure
About the role
Define and execute formal verification strategies for complex IPs, subsystems, and SoCs.Develop formal verification plans based on architecture and microarchitecture specifications. Create SystemVerilog Assertions (SVA), formal properties, assumptions, covers, and checkers. Debug counterexamples and work closely with designers to root-cause and resolve design issues. Drive verification closure through proof convergence, coverage analysis, and methodology improvements.Develop reusable formal verification components, libraries, and automation flows. Contribute to formal verification methodology evolution, AI-assisted verification workflows, and best practices. Mentor early career engineers and review verification plans, properties, and results. Collaborate with cross-functional teams including Architecture, RTL Design, DV, Emulation, and Silicon Validation. Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field. 4+ years of experience in semiconductor verification with significant focus on Formal Verification. Strong understanding of Digital Design FundamentalsComputer Architecture and SoC DesignExpertise in SystemVerilog and SystemVerilog Assertions (SVA). Hands-on experience with formal verification tools such as:Cadence JasperGoldSynopsys VC FormalStrong debugging and analytical skills.
Ready to apply?
Sign up first — takes a minute — and you get Hiro’s take on this role, a resume tailored to it, and (if available) a referral from a real employee at Microsoft. All free with your Pro gift.
Sign up to apply